

ARM PrimeCell

Vectored Interrupt Controller (PL192)

Errata Notice

ARM PrimeCell Vectored Interrupt Controller PL192 Errata Notice

© Copyright ARM Limited 2002. All rights reserved.

Proprietary notice

ARM, the ARM powered logo, Thumb and StrongARM are registered trademarks of ARM Limited.

The ARM logo, PrimeCell, AMBA, Angel, ARMulator, EmbeddedICE, ModelGen, Multi-ICE, ARM7TDMI, ARM9TDMI, TDMI and STRONG are trademarks of ARM Limited.

All other products or services mentioned herein may be trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM Limited in good faith. However, all warranties implied or expressed, including but not limited to implied warranties or merchantability, or fitness for purpose, are excluded.

This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product.

Document confidentiality status

This document is Open Access. This document has no restriction on distribution.

Product status

The information in this document is Final (information on a developed product).

Web address

<http://www.arm.com>

Feedback

ARM limited welcomes feedback on both the product, and the documentation.

Feedback on this document

If you have any comments on about this document, please send email to errata@arm.com giving:

- The document title
- The documents number
- The page number(s) to which your comments refer
- A concise explanation of your comments

General suggestion for additions and improvements are also welcome.

Contents

1	ABOUT THIS DOCUMENT	1
1.1	Change control	1
1.1.1	Change history	1
1.2	Errata List	1
2	PL192 RELEASE R1P0-00REL0 - ERRATA DETAILS	3
2.1	No known Issues	3
2.1.1	Summary	3
2.1.2	Severity	3
2.1.3	Symptoms	3
2.1.4	Affected Items	3
2.1.5	Short term work around	3
2.1.6	Proposed Corrective action	3

1 ABOUT THIS DOCUMENT

1.1 Change control

1.1.1 Change history

This refers to the revision changes to the Errata document

Issue	Date	Change
1.0	27 September, 2002	First Draft

1.2 Errata List

This table summarises the errata notices detailed

Release: Release revision number affected

Section: Section in the document where the issues are described

Status: The status conditions are:

Open: Issue is current

Closed: Issue resolved in subsequent release

Severity: The severity conditions are:

A **Low** level of severity indicates that there is no direct impact to the silicon implementation. Examples are:

- No change to RTL required
- Documentation change
- Test pattern change
- Synthesis Scripts change

A **Medium** level of severity indicates that there is a minor impact to the silicon implementation, which can be overcome by modifications detailed in the errata notes. Examples are:

- A specific sequence of events not adhered to.
- Ambiguous or unexpected operation of the device.

A **High** level of severity indicates that there is a major impact to the silicon implementation, which cannot be overcome without modifications detailed in the errata notes. Examples are:

- Non conformance to the device specification.

Affected: Deliverables impacted by the issue

Description: Issue concerning Errata

Release	Section	Status	Severity	Affected	Description
r0p0-00rel0	2.1	-	-	-	No known issues

2 PL192 RELEASE R1P0-00REL0 - ERRATA DETAILS

2.1 No known Issues

2.1.1 Summary

2.1.2 Severity

2.1.3 Symptoms

2.1.4 Affected Items

2.1.5 Short term work around

2.1.6 Proposed Corrective action